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Silicon spin qubits have achieved high-fidelity
one- and two-qubit gates [1–5], above error-
correction thresholds [6], promising an industrial
route to fault-tolerant quantum computation. A
significant next step for the development of scal-
able multi-qubit processors is the operation of
foundry-fabricated, extendable two-dimensional
(2D) arrays. In gallium arsenide, 2D quantum-
dot arrays recently allowed coherent spin opera-
tions and quantum simulations [7, 8]. In silicon,
2D arrays have been limited to transport mea-
surements in the many-electron regime [9]. Here,
we operate a foundry-fabricated silicon 2x2 ar-
ray in the few-electron regime, achieving single-
electron occupation in each of the four gate-
defined quantum dots, as well as reconfigurable
single, double, and triple dots with tunable tunnel
couplings. Pulsed-gate and gate-reflectometry
techniques permit single-electron manipulation
and single-shot charge readout, while the two-
dimensionality allows the spatial exchange of elec-
tron pairs. The compact form factor of such
arrays, whose foundry fabrication can be ex-
tended to larger 2xN arrays, along with the recent
demonstration of coherent spin control [10] and
readout [11, 12], paves the way for dense qubit
arrays for quantum computation and simulation
[13].
Our device architecture consists of an undoped silicon
channel (Fig. 1a, dark grey) connected to a highly-doped
source (S) and drain (D) reservoir. Metallic polysilicon
gates (light grey) partially overlap the channel, each ca-
pable of inducing one quantum dot with a controllable
number of electrons [14, 15]. While devices with a larger
number of split-gate pairs are possible [16], we focus on a
2×2 quantum-dot array as the smallest two-dimensional
unit cell in this architecture, i.e. a device with two pairs
of split-gate electrodes, labelled Gn with corresponding
control voltages Vn. The device studied is similar to the
one shown in Fig. 1a, but additionally has a common top
gate 300 nm above the channel, and was encapsulated at
the foundry by a back-end that includes routing to wire-
bonding pads. Quantum dots are induced in the 7-nm-
thick channel by 32-nm-long gates, separated from each
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FIG. 1: Compensated control voltages within a two-
dimensional silicon quantum-dot array. (a) Foundry-
fabricated undoped silicon channel connected to reservoirs
(dark grey), with four gate electrodes (light grey). This SEM
image shows a device from a different fabrication run with-
out back-end [14]. (b) Device schematic for the example of a
few-electron double dot underneath gates G1 and G4, induced
by appropriate control voltages V1−4. Each of the three qubit
dots (dot 1 indicated in red) capacitively couples to the sensor
dot (black), which can be monitored using rf reflectometry off
an inductor (L) wirebonded to G4. (c)-(d) Charge stability
diagram of the double quantum dot in (b), acquired at fixed
source-drain bias V = −3 mV. Source-drain current I and de-
modulated reflectometry voltage VH measured as a function
of V1 and V4. The dotted white line defines a compensated
voltage V c1 that controls the chemical potential of dot 1 with-
out affecting the chemical potential of dot 4. Control voltages
V c1,2,3 for other dot configurations are established analogously.
other by 32-nm silicon nitride (see Supplementary Infor-
mation). The handle of the silicon-on-insulator wafer is
grounded during measurements, but can in principle be
utilized as a back gate.
Figure 1b shows a schematic of the device with Vn
tuned to induce a few-electron double quantum dot un-
derneath G1 and G4. Source and drain contacts allow
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FIG. 2: Various single-electron configurations within the array. (a)-(c) Three different double dots within the three
qubit dots, controlled by compensated voltages V c1,2,3. Numbers indicate the occupation of the qubit dots (each red dot
represents one electron). (d) Similar to (c), but with V c2 fixed at a larger positive voltage, revealing the triple-dot ground-state
region. In (a)-(d) the top gate is fixed at 6 V.
conventional I(V ) transport characterization, while an
inductor (wirebonded to G4) allows gate-based reflectom-
etry, in which a radio-frequency carrier (VRF) and a ho-
modyne detection circuit yields a demodulated voltage
VH [17]. Bias tees connected to G1−3 (not shown) allow
the application of high-bandwidth voltage signals.
Measurement of the source-drain current I as a func-
tion of V1 and V4 reveals a conventional double-dot sta-
bility diagram (Fig. 1c), with bias triangles arising from a
finite source bias V = −3 mV and co-tunneling ridges in-
dicating substantial tunnel couplings in this few-electron
regime (each dot is occupied by 6-9 electrons). The char-
acteristic honeycomb pattern is also observed in the de-
modulated voltage VH (Fig. 1d, acquired simultaneously
with Fig. 1c), and suggests the potential use of G4 for
(dispersively) sensing charge rearrangements (quantum
capacitance) anywhere within the 2D array. In the fol-
lowing, we keep dot 4 in the few-electron regime (6-9 elec-
trons, serving as a sensor dot), resulting in an enhance-
ment of VH whenever dot 4 exchanges electrons with its
reservoir, and reduce the occupation number of the other
three dots (which in the single-electron regime we refer
to as qubit dots). In fact, the large capacitive shift of the
dot-4 transition by nearby electrons (evident in Fig. 1c for
dot 1) was used to count the absolute number of electrons
within each of the three qubit dots (see Supplementary
Information).
It is convenient to control the chemical potential of
the three qubit dots without affecting the chemical po-
tential of the sensor dot, as illustrated for dot 1 by the
compensated control parameter V c1 (Fig. 1d). This is
done experimentally by calibrating the capacitive matrix
elements αi4 such that V4 compensates for electrostatic
cross coupling between V1−3 and dot 4, i.e. by updating
voltage V4 = V
o
4 −
∑3
i=1 αi4(Vi − V oi ) whenever V1−3 is
changed relative to a chosen reference point (V o1 , V
o
2 , V
o
3 ).
The presence of this compensation is indicated by adding
a subscript “c” to the respective control parameters. Us-
ing this compensation, and setting the operating point of
dot 4 with V 04 , the associated reflectometry signal VH can
be used to detect charge movements between the three
qubit dots.
The compensated voltages are used to map out ground-
state regions of various desired charge configurations of
the qubit array. For example, Figure 2a was acquired by
first parking V1 and V2 in the first Coulomb valley of dot 1
and dot 2 (keeping dot 3 empty by setting V3 = 0), then
tuning V4 to the degeneracy point of dot 4 (maximum of
VH), before sweeping V
c
2 vs V
c
1 . The enhancement of VH
clearly shows the extent of the 110 ground-state region.
(Here, numbers indicate the occupation of the three qubit
dots, as illustrated in the schematics of Fig. 2.) Due to
the relatively large capacitive coupling of the sensor dot
to the qubit dots, dot 4 is in Coulomb blockade outside
the 110 region; there VH reduces to its approximately con-
stant background. (The gain of the reflectometry circuit
had been changed relative to the acquisition in Fig. 1d).
In addition to the transverse double dot in Fig. 2a, we
also demonstrate the longitudinal (Fig. 2b) and diagonal
(Fig. 2c) double dots. While such a degree of single-
electron charge control is impressive for a reconfigurable,
silicon-based multi-dot circuit, it is not obvious how co-
herent single-spin control (for example via micromagnetic
field gradients [18] or spin-orbit coupling [11]) can most
easily be implemented in these foundry-fabricated struc-
tures. One option is to encode qubits in suitable spin
states of 111 triple dots, and operate these as voltage-
controlled exchange-only qubits [19, 20]. To this end, we
demonstrate in Fig. 2d the tune-up of a 111 triple dot (in
order to populate also dot 2, V c2 was chosen more positive
relative to Fig. 2c), revealing the pentagonal boundary
expected for the exchange-only qubit [19, 21].
To demonstrate fast single-shot charge readout of the
qubit array, we apply voltage pulses to G1-G3 while
digitizing VH [17]. Specifically, two-level voltage pulses
V1,2,3(t) are designed to induce one-electron tunneling
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FIG. 3: Pulsed-gate charge manipulation, single-shot readout, and tunability of tunnel couplings. (a) Device
schematic indicating the lead-to-dot (green and blue) and interdot (orange and magenta) transitions for the first electron. The
arrows indicate the directions of the tunneling events studied. (b) Illustration of a V1-V2 gate-voltage pulse (orange) that moves
an electron from dot-1 to dot-2, with V4 fixed such that a tunneling event causes a change in the sensor signal VH (color scale).
For each pulse, digitization of VH(τM ) begins when the gate voltage switches from preparation point P to measurement point
M. (c) Single-shot traces VH(τM ) for 100 pulse repetitions, with top gate fixed at 6 V. An exponential decay (orange), fitted
to the normalized average of all traces (J), yields a characteristic tunneling time of 300 µs time (inset), and is compared with
data obtained with the top gate fixed at 8 (•) and 10 V (F). (d) Analogously to (c), characteristic trace averages and fitted
tunnel times for other single-electron transitions, as color-coded in panel (a). Insets consistently show a significant decrease of
the fitted tunneling times with increasing top-gate voltage.
events into the qubit array or within the array, as illus-
trated by color-coded arrows in Fig. 3a. One such pulse
is exemplified in Fig. 3b, preparing one electron in dot
1 (P) before moving it to dot 2 (M). P and M are cho-
sen such that the ground-state transition of interest (in
this case the interdot transition) is expected halfway be-
tween P and M, using a pulse amplitude of 2 mV. This
pulse is repeated many times, with V4 fixed at a voltage
that gives good visibility of the transition of interest in
VH(τM ). Here, VH(τM ) serves as a single-shot readout
trace that probes for a tunneling event at time τM after
the gate voltages are pulsed to the measurement point.
Figure 3d shows the repetition of 100 such readout
traces obtained at a top gate voltage of 6 V, revealing
the stochastic nature of tunneling events, in this case
with an averaged tunneling time of 300 µs. This time
is obtained by averaging all single-shot traces and fitting
an exponential decay. In the lower panel of Fig. 3c, V¯H
indicates that the average (triangles) has been normal-
ized according to the offset and amplitude fit parameters,
which allows comparison with similar data (stars) ob-
tained at a top gate voltage of 10 V (see Supplementary
Information). The deviation of the data from the fitted
exponential decay (solid line) may indicate the presence
of multiple relaxation processes, and the reported decay
times should therefore be understood as an approximate
quantification of characteristic tunneling times within the
array.
While the compact one-gate-per-qubit architecture in
accurately-dimensioned Si-MOS devices may ultimately
facilitate the wiring fanout of a large-scale quantum com-
puter [22], an overall tunability of certain array parame-
ters may initially be essential. Figure 3d reports averaged
decays for the other transitions within the qubit array,
phenomenologically demonstrating that various tunnel
couplings within the array can be increased significantly
by increasing the common top-gate voltage (insets).
An important resource for tunnel-coupled two-
dimensional qubit arrays is the ability to move or even
exchange individual electrons (and their associated spin
states) in real space. In fact, a two-dimensional triple
dot, as in our device, is the smallest array that allows
the exchange of two isolated electrons (Heisenberg spin
exchange, as demonstrated in linear arrays [23], requires
precisely timed wavefunction overlap).
To demonstrate the spatial exchange of two electrons,
we first follow the 111 ground-state region of Fig. 2d
towards lower voltages on G1−3. In Figure 4a, this is
accomplished by reducing the common-mode voltage c1,
such that the 111 region only borders with two-electron
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FIG. 4: Physical exchange of two electrons in a 2D array. (a) Ground-state region of the 111 triple dot from Fig. 2d
(V c2 =constant), plotted in three-dimensional control-voltage space, along measurements within a plane of fixed common mode
voltage (c1 =constant). Physically, 
c
1 induces overall gate charge in the array, whereas detuning 
c
2 (
c
3) relocates gate charge
within the array along (across) the silicon channel. (b) Guides to the eye indicating different ground states within the detuning
plane in (a). For this choice of sensor operating point, V 04 = 595 mV, VH does not discriminate between different two-electron
configurations. (c) Same detuning plane as in (b), but with slightly different sensor operating point, V 04 = 592 mV. The
control-voltage path C traverses three two-electron ground states in such a way that the two isolated electrons are exchanged
within the array. (d) Sensor signal VH acquired during one cycle of the shuttling path C. Changes in VH reflect single-electron
movements within the array, as illustrated by red arrows. After completion of one cycle C, the position of the two electrons in
the array has been permuted.
ground states. In this gate-voltage region, the qubit array
is most intuitively controlled using a symmetry-adopted
coordinate system defined by c1c2
c3
 =
 1/√3 1/√3 1/√30 −1/√2 1/√2
−2/√6 1/√6 1/√6
V c1V c2
V c3
 .
Physically, c1 induces overall gate charge in the qubit
array, whereas detuning c2 (
c
3) relocates gate charge
within the array along (across) the silicon channel (cf.
Fig. 1b). As expected from symmetry, the 111 region
within the c2-
c
3 control plane appears as a triangular
region, surrounded by the three two-electron configura-
tions 011, 101 and 110, as indicated by guides to the eye
in Fig. 4b. Importantly, due to the finite mutual charg-
ing energies within the array (set by inter-dot capaci-
tances), these three two-electron regions are connected to
each other, allowing the cyclic permutation of two elec-
trons without invoking doubly-occupied dots (wavefunc-
tion overlap) or exchange with a reservoir.
In principle, any closed control loop traversing
011→101→110→011 should exchange the two electrons,
which are isolated at all times by Coulomb blockade,
making this a topological operation that may find use
in permutational quantum computing [24]. In prac-
tice, leakage into unwanted qubit configurations (such
as 111, 200, 020, etc) can be avoided by mapping out
their ground-state regions, as demonstrated in Fig. 4c by
slightly adjusting the operating point V 04 of the sensor
dot. This sensor tuning also allows us to verify the se-
quence of qubit configurations while sweeping gate volt-
ages along the circular shuttling path C, by simultane-
ously digitizing VH. The time trace of one shuttling cy-
cle, starting and ending in 011, is plotted in Fig. 4d, and
clearly shows the three charge transitions associated with
the two-dimensional exchange (i.e. spatial permutation)
of two electrons.
In this experiment, only gates G1, G2, and G3 can be
pulsed quickly, due to our choice of wirebonding G4 as
a reflectometry sensor. We verified that dot 4 can also
be depleted to the last electron (see Supplementary In-
formation), and future work will investigate whether the
sensor dot can simultaneously serve as a qubit dot. Our
choice of utilizing dot 4 as a charge sensor (read out dis-
persively from its gate) realizes a compact architecture
for spin-qubit implementations where each gate in prin-
ciple controls one qubit. This technique also alleviates
drawbacks associated with the pure dispersive sensing of
quantum capacitance, such as tunneling rates constrain-
ing the choice of rf carrier frequencies or significantly lim-
5iting the visibility of transitions of interest. For example,
the honeycomb pattern in Fig. 1d with a clear visibility
of dot-4 and dot-1 transitions is unusual for gate-based
dispersive sensing in the few-electron regime, where small
tunneling rates typically limit the visibility of dot-to-lead
or interdot transitions [25]. This is a consequence of the
strong cross-capacitance between the reflectometry gate
G4 and dot 1, allowing the rf excitation to probe also
the quantum capacitances arising from dot 1. This also
explains the observed discrete features within the bias tri-
angles and shows the potential of gate-based reflectom-
etry for directly revealing excited quantum dot states.
The binary nature of the high-bandwidth charge signal
(evident in Fig. 2) may also simplify the algorithmic tun-
ing of qubit arrays [26].
While all data presented was obtained at zero magnetic
field, application of finite magnetic fields to explore spin
dynamics should also be possible [10, 12]. We further ex-
pect significant improvements of the reflectometry signal
by using superconducting inductors [27] and Josephson
parametric amplifiers [28].
In conclusion, we demonstrate a two-dimensional array
of quantum dots implemented in a foundry-fabricated sil-
icon nanowire device. Each dot can be depleted to the
last electron, and pulsed-gate measurements and single-
shot charge readout via gate-based reflectometry allow
manipulation of individual electrons within the array,
while a common top gate provides an overall tunabil-
ity of tunnel couplings. We demonstrate that the ar-
ray is reconfigurable in situ to realize various multi-dot
configurations, and utilize the two-dimensional nature of
the array to physically permute the position of two elec-
trons. These results constitute key steps towards fault-
tolerant quantum computing based on scalable, gate-
defined quantum dots.
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1SUPPLEMENTARY INFORMATION
Sample fabrication
Our quantum-dot arrays are fabricated at CEA-LETI using a top-down fabrication process on 300-mm silicon-on-
insolator (SOI) wafers, adapted from a commercial fully-depleted SOI (FD-SOI) transistor technology [14]. Compared
to single-gate transistors (in which a single gate electrode wraps across a silicon nanowire) two main changes in regards
to gate patterning are needed in order to realize 2xN arrays. First, N gate electrodes are patterned, in series along
one silicon channel. Second, a dedicated etching process is introduced that creates a narrow trench through the gate
electrodes, along the nanowire, thereby splitting each gate electrode into one split-gate pair [15]. The main fabrication
steps are described below. For illustrative purposes, the device shown in Fig. 1a was imaged after gate patterning
and first spacer deposition [14], and does not represent the top gate and back-end.
Starting with a blank SOI wafer (12 nm Si / 145 nm SiO2), the active mesa patterning is performed in order to define
a thin, undoped nanowire via a combination of deep-ultra-violet (DUV) lithography and chemical etching. The silicon
nanowire is 7-nm thin after oxidation, and has a width of approximately 70 nm for the device studied in this work.
Then, a high-quality 6-nm thick SiO2 gate oxide is deposited via thermal oxidation. To define the metal gate, a 5-nm
thick layer of TiN followed by 50 nm of n+ doped polysilicon is used from the standard FD-SOI processing. The gate is
patterned using a combination of conventional DUV lithography combined with an electron-beam lithography process,
allowing to achieve an aggressive intergate pitch down to 64 nm (gate length, longitudinal gate spacing, and transverse
gate spacing as small as 32 nm). Then, 35-nm thick SiN spacers between gates and between gates and source/drain
(S/D) regions are formed, which serve two roles: They protect the intergate regions from self-aligned doping (therefore
keeping the channel undoped), and they define tunnel barriers within the array. Afterwards, raised S/D contacts are
regrown to 18 nm to reduce access resistance. Then, to obtain low access resistances, S/D are doped in two steps:
first with lightly-doped drain (LDD) implant (using As at moderate doping conditions) and consecutive annealing
to activate dopants, and then with highly-doped drain (HDD) implant (As and P at heavy doping conditions). To
complete the device fabrication, the gate and lead contact surfaces are metalized to form NiPtSi (salicidation), in
preparation for metal lines to be routed to bonding pads on the surface of the wafer. Finally, a standard copper-
based back-end-of-line process is used to define an optional metallic top gate 300 nm above the nanowire, to make
interconnections to bonding pads, as well as to encapsulate the device in a protective glass of siliconoxide. Using the
powerful parallelism of top-down fabrication, we obtain dozens of dies on a single 300-mm-diameter wafer, each of
them containing hundreds of quantum-dot devices buried 2-3 µm below the chip surface.
Voltage control
Low-frequency control voltages are generated by a multi-channel digital-to-analog converter (QDevil QDAC) [29],
whereas high-frequency control voltages are generated using a Tektronix AWG5014C arbitrary waveform generator.
To acquire voltage scans that involve compensated control voltages, we use appropriately programmed QDevil QDACs.
Radio-frequency reflectometry
The reflectometry technique is similar to that described in Ref. [17], in which a sensor dot tunnel-coupled to two
reservoirs was monitored via a SMD-based tank circuit wirebonded to the accumulation gate of the sensor. In this
work, the sensor dot (located underneath G4) is tunnel-coupled only to one reservoir (source in Fig. 1a), and the
increased cross-capacitance to the three qubit dots results in much larger electrostatic shifts of dot 4 whenever the
occupation of the qubit dots changes. For example, each pair of triple points in Fig. 1d is spaced significantly larger
than the peak width associated with the sensor-dot transition.
In order to increase the signal intensity as well as to allow for inaccuracies in αi4, we find it useful to occupy the
sensor dot with several electrons (6-9 in Fig. 2), and to intentionally power-broaden the Coulomb peaks of dot 4 (with
-70 dBm applied to the inductor) for all acquisitions in Fig. 2. The SMD inductance used is 820 nH, and the rf carrier
has a frequency of a 191.3 MHz.
For the real-time detection of interdot tunneling events in Fig. 3c, an Alazar digitizing card (ATS9360) is used with
a sample rate set to 500 kS/s. The integration time per pixel is set by a 30 kHz low-pass filter (SR560), yielding a
signal-to-noise ratio as high as 1.4 in this device.
2FIG. S1: Verifying electron count in the 111 configuration. (a) Putative 111 ground-state region (yellow area) appearing
in a compensated 2D map (V −1 vs V
−
3 ) similar to the maps in Figure 2. The qubit array, initialized at the magenta dot, can be
depleted of electrons by reducing simultaneously V −1 and V
−
3 (white arrow), in this example removing one electron from dot 2,
then one from dot 1, and finally one from dot 3 (ground-state transitions are marked by G2, G1, G3). However, these charge
transitions are not visible in the sensor signal VH, as dot 4 is in Coulomb blockade (blue regions), thereby neither confirming nor
disputing the absolute occupation numbers. (b) However, by reducing V1, V2, V3 simultaneously (note the three vertical axes)
while sweeping V4, each charge transition within the qubit array induces a capacitive shift of the dot-4 Coulomb peak (magenta
dot), confirming the presence of exactly three electrons in the 111 configuration. Moreover, comparison with another dot-4
Coulomb peak reveals three distinct slopes (marked G2, G1, G3), confirming that each charge transition indeed corresponds to
a different dot. Note the absence of qubit transitions for lower or even negative gate voltages applied to V1, V2, and V3.
x
Determination of electron number
For a given tuning of the qubit array, the occupation number of each qubit dot is determined by counting the
number of discrete electrostatic shifts of the sensor dot (i.e. shifts of a dot-4 Coulomb peak in VH along V4) as the
qubit array is emptied by continuously reducing the control voltage of the dot of interest. If the total number of
electrons within the qubit array is desired, all three qubit voltages can be reduced simultaneously, while sweeping V4
over one or more Coulomb peaks of dot 4, which serves as an electrometer. An example of such a diagnostic scan,
for the case of a 111-occupied triple dot, is shown in Figure S1. To determine the number of electrons in the sensor
(dot 4), we utilized Coulomb peaks associated with dot 1 as an electrometer for dot 4, while continuously reducing
V4. This works because the strong dispersive signal associated with the dot-1-to-lead transition shows discrete shifts
(along V1) whenever the dot-4 occupation changes (note the large shifts of the dot-1 transition induced by dot 4 in
Fig. 1d).
Capacitance matrix
To support our interpretation of dot i being localized predominantly underneath gate i (i=1...4), we extract from
stability diagrams the capacitances Cij between gate j and dot i (in units of aF):
Cˆ =

2.14 0.33 0.25 0.73
0.3 1.69 0.22 0.17
0.32 0.6 1.41 0.26
0.79 0.34 0.47 2.00

In this capacitance matrix, the relatively large diagonal elements reflect the strong coupling between each gate and
the dot located underneath it. By adding several electrons to the array, we have also observed that the capacitances
change somewhat, indicating a spatial change of wavefunctions (not shown) and suggesting an alternative way to
change tunnel couplings.
3Fitting tunneling times
In Figure 3c we show 100 single-shot traces (upper panel) and the average of all traces. The average has been fitted
by an exponential decay with the initial value, the 1/e time, and the long-time limit (offset) as free fit parameters.
For plotting purposes, V¯H is then calculated by substracting the offset from the average, and dividing the result by
the initial value. For clarity of presentation (the sampling rate for raw data of Fig. 3c was 500kS/s), in the lower
panel of Fig. 3c we also decimated the time bins by a factor of 4.
